

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/808,793	03/24/2004	Ervin T. Hill	42P18020	6018	
7.	590 08/02/2005		EXAM	INER	
Michael A. Be	Michael A. Bernadicou			YEVSIKOV, VICTOR V	
BLAKELY, SO Seventh Floor	OKOLOFF, TAYLOR & 2	ZAFMAN LLP	ART UNIT PAPER NUMBER		
12400 Wilshire	Boulevard		2891		
Los Angeles, (	CA 90025		DATE MAILED: 08/02/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/808,793	HILL ET AL.	m
Office Action Summary	Examiner	Art Unit	
	Victor V. Yevsikov	2891	
The MAILING DATE of this communication Period for Reply	appears on the cover sh	eet with the correspondence addr	ess
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO  Extensions of time may be available under the provisions of 37 CFI after SIX (6) MONTHS from the mailing date of this communication  If the period for reply specified above is less than thirty (30) days, a  If NO period for reply is specified above, the maximum statutory pe  Failure to reply within the set or extended period for reply will, by st Any reply received by the Office later than three months after the mearned patent term adjustment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no event, however, n. a reply within the statutory minimur priod will apply and will expire SIX ( tatute, cause the application to be	may a reply be timely filed  n of thirty (30) days will be considered timely.  6) MONTHS from the mailing date of this commone ABANDONED (35 U.S.C. § 133).	munication.
Status			
1) Responsive to communication(s) filed on 2	4 March 2004.		
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ 7	This action is non-final.		
3) Since this application is in condition for allo	wance except for forma	I matters, prosecution as to the n	nerits is
closed in accordance with the practice und	er <i>Ex parte Quayle</i> , 193	5 C.D. 11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>1-19</u> is/are pending in the applicat	tion.	,	
4a) Of the above claim(s) is/are with		n.	
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) 1-19 is/are rejected.			
7) Claim(s) is/are objected to.			•
8) Claim(s) are subject to restriction an	nd/or election requireme	nt.	
Application Papers			
9) ☐ The specification is objected to by the Exam	niner.		
10)⊠ The drawing(s) filed on 24 March 2004 is/ar		objected to by the Examiner.	
Applicant may not request that any objection to			
Replacement drawing sheet(s) including the cor	<del>-</del> ' '	- ,	1.121(d)
11) The oath or declaration is objected to by the			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of:	eign priority under 35 U.S	S.C. § 119(a)-(d) or (f).	
	anta haya hasis yasabisa	1	
			age
application from the International Bur  * See the attached detailed Office action for a	. , , , , , , , , , , , , , , , , , , ,		
See the attached detailed Office action to a	nacor the certified coble	s not received.	•
	•		
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) 🔲 Inter	view Summary (PTO-413)	
<ul> <li>2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/</li> </ul>	Pape (ns) 5) Notic	er No(s)/Mail Date se of Informal Patent Application (PTO-15	:O)
Paper No(s)/Mail Date 322464		r:	02)
5. Patent and Trademark Office TOL-326 (Rev. 1-04) Office	Action Summary	Part of Paper No./Mail Date	

Art Unit: 2891

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 2 and 7-9 rejected under 35 U.S.C. 102(a) as being anticipated by Chao et al. (US 2005/0098821 A1).

With respect to claims 1 Chao teaches a method for lithography pattering of the thin film stacks, comprising:

forming a thin film stack on a substrate, wherein the thin film stack includes at least a polysilicon layer 106, 113 and an oxide layer 104, 111;

forming a hardmask layer 114, 115 comprised an anti-reflective coating (ARC) layer (§ 0026) on the thin film stack;

patterning the ARC layer (figs. 6,7);

etching the hardmask layer using the patterned ARC layer as a mask (fig. 6); and etching the thin film stack using the hardmask layer as a mask (figs. 9, 10).

With respect to claims 5, 6, 8 and 9 Chao teaches a method wherein the hardmask layer comprises a material that has high selectivity to both polysilicon and oxide etches chemistries.

the hardmask layer comprises amorphous carbon.

Art Unit: 2891

ARC layer is removed during the etching of the thin film stack.

removing the hardmask material from the thin film stack.

With respect to claims 10 Chao teaches a method for lithography pattering of the thin film stacks, comprising:

forming a thin film stack on a substrate, wherein the thin film stack includes at least a polysilicon layer 106, 113 and an oxide layer 104, 111;

forming a hardmask layer 114, 115 comprised an anti-reflective coating (ARC) layer (§ 0026) on the thin film stack;

patterning the ARC layer (figs. 6,7);

etching the hardmask layer using the patterned ARC layer as a mask (fig. 6); and etching the flash memory gate stack using the hardmask layer as a mask (figs. 9, 10). With respect to claims 5, 6, 8 and 9 Chao teaches a method wherein

the hardmask layer comprises a material that has high selectivity to both polysilicon and oxide etches chemistries (§0026);

the hardmask layer comprises amorphous carbon (§0026);

ARC layer is removed during the etching of the thin film stack (fig.10).

removing the hardmask material from the thin film stack,

With respect to claims 10 Chao teaches a method for lithography pattering of the thin film stacks, comprising:

forming a thin film stack on a substrate, wherein the thin film stack includes at least a polysilicon layer 106, 113 and an oxide layer 104, 111;

Art Unit: 2891

forming a hardmask layer 114, 115 comprised an anti-reflective coating (ARC) layer (§ 0026) on the thin film stack;

patterning the ARC layer (figs. 6,7);

etching the hardmask layer using the patterned ARC layer as a mask (fig. 6); and etching the flash memory gate stack using the hardmask layer as a mask (figs. 9, 10).

With respect to claims 13, 15, 16, 18 and 19 Chao teaches a method wherein: the flash memory gate stack is comprised of a gate dielectric layer 104, a floating gate layer 111, an inter-electrode dielectric layer 112, and a control gate electrode layer 113;

the hardmask layer comprises a material that has high selectivity to both polysilicon and oxide etches chemistries (§0026);

the hardmask layer comprises amorphous carbon (§0026);

the ARC layer is removed during the etching of the flash memory gate stack and removing the hardmask material from the flash memory gate stack (fig.10).

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2 –4, 11, 12 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chao in view of Mahorowala et al. (US 6,869,899 B2).

Art Unit: 2891

Chao discloses the features out lined above, but does not show exactly a method wherein the ARC layer is patterned with resist using 193 nm or less lithography; the thickness of the resist is less than 5000 Å; and the hardmask layer has a thickness of between 1000 and 3000 Å and the ARC layer has a thickness of between 100 and 500 Å.

However, Mahorowala teach the method wherein the ARC layer is patterned with resist using 193 nm or less lithography; the thickness of the resist is less than 5000 Å; and the hardmask layer has a thickness of between 1000 and 3000 Å and the ARC layer has a thickness of between 100 and 500 Å (reference: figs. 1B, 2A with corresponding text; col. 1, lines 16-39; col. 2, lines 40-49; cl. 18).

It would have been obvious to those skilled in the art using 193 nm lithography and resist, hardmask and ARC layers as taught by Chao / Mahorowala for provides method for producing a lithographically printed image having a reduced critical dimension.

Claims 7 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chao in view of Kumar et al. (US 2005/0079706 A1).

Chao discloses the features out lined above, but does not show exactly a method wherein the hardmask layer comprises Applied Materials film.

However, Kumar teach the method wherein the hardmask layer comprises

Applied Materials film (§0041).

It would have been obvious to those skilled in the art using Applied Materials film as taught by Chao / Kumar for provides method for reduced critical dimension.

Art Unit: 2891

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Victor Yevsikov whose telephone number is (571) 272-1910. The examiner can normally be reached on Monday —Thursdays 8:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, examiner's supervisor, William B. Baumeister, can be reached on (571) 272-1722. The fax phone numbers for the organization where this application or processing is assigned is (703) 873-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published application may be obtained from either Private PAIR or Public PAIR. Status information for unpublished application is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

V. Juston

Victor Yevsikov Examiner Art Unit 2891

July 29, 2005